

1 devices or device ranks that are targeted by relatively few logical-to-physical
2 memory mappings, or by infrequent or non-recent memory accesses, and to set
3 those devices or device ranks to a reduced power mode. Although in these
4 examples the memory controller is responsible for identifying, tracking, and
5 placing devices into a reduced power mode, it is possible for software (such as the
6 operating system) to perform these functions as well.

8 Use Registers to Indicate In-Use Memory

9 In yet another embodiment, each memory device includes multiple
10 dynamically changeable use registers such as described in a co-pending US patent
11 application ^{09/919361} entitled "Monitoring In-Use Memory Areas for Power Conservation"
12 by inventors Steven C. Woo and Pradeep Batra, filed concurrently herewith, which
13 is hereby incorporated by reference.

14 Fig. 3 shows a memory device 40 that incorporates use registers 41 such as
15 those referred to in the patent application mentioned above. These registers
16 indicate used and unused memory cells or groups of used or unused memory cells.
17 More specifically, use registers 41 in this embodiment comprise individual bits or
18 flags that are associated respectively with individual memory cell rows 42. Each
19 bit or flag is set to indicate whether or not the corresponding row is actually in use,
20 and whether it therefore needs to be refreshed.

21 Memory controller 14 supports and maintains use registers 41 and allows
22 them to be set or programmed by the operating system to indicate which memory
23 rows are actually in use. For example, the operating system might set the use
24 registers to indicate which rows of logical memory are currently allocated. As
25 described in the previously mentioned patent application, use registers 41 allow